PulseGatePost-LLM software, agents & workflows market (since 2022)
Coverage
166,746

Apps indexed

 

Freshness
47 min ago

Last update

 

Cadence
1,438/day

7-day average

Indexed today: 552

PulseGate

Market catalog for public software products, models, infra, and workflow tools.

Software is shipping faster than ever, and a growing share of it lives outside the official app stores. PulseGate is a free public catalog — built for builders, analysts, and everyday users.

Platform

  • All Apps
  • Categories
  • Industry Updates
  • Data Sources
  • Coverage Rules
  • Glossary
  • Embed Widget

Support

  • Help Center
  • Submit a Project
  • Report an Issue

Company

  • About
  • Press & Data
  • Contact
  • Platform Status

Legal

  • Privacy
  • Terms
  • Disclaimer

© 2026 PulseGate. Operated by Dymaxio s.r.o., Prague, Czech Republic.·

All systems operational
PulseGate
VEVeryl logo
Veryl
Visit ↗
  1. Home/
  2. Frameworks & SDKs/
  3. Veryl
←Back to results
VVeryl logo

Veryl

veryl-lang.org·Infrastructure

Veryl is an open-source hardware description language and toolchain designed as a modern alternative to SystemVerilog. It offers optimized syntax, real-time diagnostics, auto formatting, and interoperability, helping hardware engineers efficiently design and verify digital circuits.

Open SourceOpen Source
CLI
V
Veryl preview
Visit veryl-lang.org↗
⭐960
stars
🍴64
forks
✓7
features
📅2022
since

Overview

7 features
  • ✓SystemVerilog translation
  • ✓Auto formatting
  • ✓Diagnostics
  • ✓Dependency management
  • ✓Logic synthesis
  • ✓Type inference
  • ✓Playground

Tags

hdlsystemverilog-alternativehardware-design

AI capabilities

Weights: Open

Built with & integrations

Runs on
CLI

Trust & compliance

LicenseOpen Source
Verified signals
✓ HTTPS✓ Open Source✓ Free tier✓ GitHub · ★ 960✓ Active maintenance

Recent events

Latest indexed changes and source events

  1. IndexedJun 29, 4:25 PM

    veryl-lang.org discovered by the PulseGate indexer

    Source: PulseGate indexerOpen ↗

At a glance

Platforms
Cli
Languages
English
Open source
Yes · ★ 960
License
Open Source
First seen
Apr 26, 2023
Activity
🟢 Active
Status
🟢 Active
Built for
hardware engineers and FPGA/ASIC designers
Model
Open source
Solves
Designing and verifying digital hardware with a modern, user-friendly hardware description language.

Developer

Veryl Maintainers
Community-driven
↗ GitHub

Open source

View on GitHub →
⭐ Stars
960
🍴 Forks
64
Open issues
131
Last commit
2w ago
Commits 90d
827
Contributors
31
Authorship
Community-driven
Default branch
master
Latest release
v0.20.1 · 1mo ago

PulseGate index

Confidence
High · 95
Indexed
Jun 29, 2026
Lifecycle
Alive
Activity
Active
First seen
Apr 2023
Last seen
2w ago
Freshness
Unknown
Identity audit (9)
Entity ID
cmqzfkgat0snnlv3nymdn9g3n
Slug
veryl-a-modern-hardware-description-language-veryl-lang-org
Verification state
Indexed for public listing
Claim / listing state
Unclaimed · listed: yes
Index status
Included in index
Latest evidence snapshot
Jun 29, 2026
Timeline basis
Indexed-at chronology (no inferred launch/funding milestones).
Last updated
Jun 29, 2026
Canonical URL
https://veryl-lang.org/

Similar apps

Other apps tracked under the same category.

  • Vera
    veralang.dev
  • Veyllo
    veyllo.app
  • Sylver
    sylver.dev
  • vLLora
    vllora.dev
  • VLSI Worlds
    vlsiworlds.com
  • Velta
    getvelta.com