PulseGateIndexCategoriesUpdatesLive intelligence on AI-era software— indexed in the last hour
Coverage—projects tracked
Freshness—newest entry
Cadence—last week average · — today
Index9 markets86 categories
PulseGate

Live intelligence on the AI-era software market — apps, models, agents and infrastructure.

Most of it never reaches an official store. PulseGate maps the whole market — every category, worldwide — and measures how it moves: what’s launching, what’s gaining, what’s going quiet.

FollowGitHubX (Twitter)LinkedIn
Platform
All AppsFull IndexCategoriesIndustry UpdatesData SourcesCoverage RulesGlossaryEmbed Widget
Support
Help CenterSubmit your projectReport an Issue
Company
AboutDimaxiaPress & DataContactPlatform Status
Legal
PrivacyTermsDisclaimer
Dimaxia · Dymaxio s.r.o. · Prague, Czechia · © 2026WatchlistSitemapSystem status
PulseGateRTrtldoc
Visit↗
Skip to content
  1. Index›
  2. Developer Tools›
  3. rtldoc
← Back to the index
RT

rtldoc

PyPI·Infrastructure

rtldoc is a Python package and CLI tool that automatically generates documentation for SystemVerilog-based hardware projects using the Bender package manager. It produces structured documentation with diagrams via Graphviz and integrates with tools like Slang for parsing. Primarily used by digital hardware and EDA engineers to document RTL designs.

Open SourceApache-2.0CLI
Visit PyPI↗
1star
3features
2026since

Overview

3 features

In the Developer Tools space, rtldoc takes a focused approach. It focuses on generating documentation for hardware design projects written in SystemVerilog. It is built as an open-source project for hardware engineers. The project is open source (Apache-2.0). rtldoc is available on the command line.

lionnus builds and maintains rtldoc, and it first shipped in 2026. Development happens publicly on GitHub with 1 commit in the last 90 days. Among its 3 catalogued features are RTL Documentation, Graphviz Diagrams, and SystemVerilog Support.

Summary written by a language model from the project’s public pages.

  • ✓RTL Documentation
  • ✓Graphviz Diagrams
  • ✓SystemVerilog Support
Tags
systemverilogrtlhardware-designeda-toolsdocumentation-gen

Built with & integrations

Runs on
CLI

Trust & compliance

License
Apache-2.0
Verified signals
✓HTTPS✓Open Source✓Free tier✓GitHub · ★ 1✓Active maintenance

Indexing history

1

What PulseGate has recorded for this listing

  1. Indexed1 Aug · 17:19 UTC
    rtldoc verified against its public source
    Source: PulseGate · Open ↗

Frequently asked questions about rtldoc

What is rtldoc?
Rtldoc focuses on generating documentation for hardware design projects written in SystemVerilog. It is catalogued under Developer Tools on PulseGate.
Who is rtldoc for?
rtldoc is an open-source project built for hardware engineers.
Does rtldoc have a free plan?
Yes — rtldoc is open source under the Apache-2.0 license and free to use.
What platforms does rtldoc run on?
rtldoc runs on the command line.
Is rtldoc still active?
The GitHub repository shows 1 commit in the last 90 days.
What are alternatives to rtldoc?
Similar projects tracked by PulseGate include Track Debug, ZenPress, and StarPulse.Track DebugZenPressStarPulse
Who develops rtldoc?
rtldoc is developed by lionnus.
How long has rtldoc been around?
rtldoc first shipped in 2026.

At a glance

Platforms
Cli
Languages
English
Open source
Yes · ★ 1
License
Apache-2.0
First seen
1 Aug 2026
Built for
hardware engineers
Model
Open source
Solves
Generating documentation for hardware design projects written in SystemVerilog.

Registered as

GitHub
lionnus/rtldoc
PyPI
rtldoc

Developer

lionnus
Solo developer
↗ GitHub

Open source

View on GitHub →
Stars
1
Forks
0
Open issues
0
Last commit
1 Aug 2026
Commits 90d
1
Contributors
1
Authorship
Solo
Default branch
master
Latest release
v0.1.0 · 1 Aug 2026

Live coverage

Identity confidence
Low · 64
Indexed
1 Aug 2026
Lifecycle
Alive
First seen
Aug 2026
Last seen
1 Aug 2026
Identity audit (13)
Slug
rtldoc-pypi-org
Lifecycle state recorded
1 Aug 2026
Verification state
Indexed for public listing
Listing state
Listed: yes
Index status
Included in index
Latest evidence snapshot
1 Aug 2026
Timeline basis
Indexed-at chronology (no inferred launch/funding milestones).
Name from
Written by a language model from the project's public pages.
Category from
Assigned by a language model.
Summary from
Written by a language model from public pages.
Languages from
Detected by a language model from page content.
Last updated
3 Aug 2026
Canonical URL
https://pypi.org/project/rtldoc

Ship this? Send a correction — no account, and you get a link to follow it.

Also in Developer Tools

Same category — not a similarity match

  • TDTrack Debugwordpress.org
  • ZEZenPresswordpress.org
  • STStarPulsemicrosoft.com
  • EDEfficiencyNext Data Connectorwordpress.org
  • CKCKBcodeknowledge.dev
  • GIGITVERSEgitverse.id